Generalized hardware post-processing technique for chaos-based pseudorandom number generators

Abstract

This paper presents a generalized post-processing technique for enhancing the pseudorandomness of digital chaotic oscillators through a nonlinear XOR-based operation with rotation and feedback. The technique allows full utilization of the chaotic output as pseudorandom number generators and improves throughput without a significant area penalty. Digital design of a third-order chaotic system with maximum function nonlinearity is presented with verified chaotic dynamics. The proposed post-processing technique eliminates statistical degradation in all output bits, thus maximizing throughput compared to other processing techniques. Furthermore, the technique is applied to several fully digital chaotic oscillators with performance surpassing previously reported systems in the literature. The enhancement in the randomness is further examined in a simple image encryption application resulting in a better security performance. The system is verified through experiment on a Xilinx Virtex 4 FPGA with throughput up to 15.44 Gbit/s and logic utilization less than 0.84% for 32-bit implementations. © 2013 ETRI.

Authors

Barakat M.L., Mansingka A.S., Radwan A.G., Salama K.N.

Keywords

Chaos; FPGA; Post-processing; Pseudorandom number generator

Document Type

Journal

Source

ETRI Journal, Vol. 35, PP. 448 to 458, Doi: 10.4218/etrij.13.0112.0677

Scopus Link

Comments are closed.